Loading...
&
  is set to Disabled, the value
 is set to
 or , the value is displayed according to the SPD data on the XMP memory.
&Channel Interleaving
Enables or disables memory channel interleaving. Enabled allows the system to simultaneously access
different channels of the memory to increase memory performance and stability. Auto lets the BIOS

&Rank Interleaving
Enables or disables memory rank interleaving. Enabled allows the system to simultaneously access different
ranks of the memory to increase memory performance and stability. Auto lets the BIOS automatically

`Channel A/B Memory Sub Timings
This sub-menu provides memory timing settings for each channel of memory. The respective timing setting
Memory Timing Mode is set to Manual or Advanced Manual. Note: Your
system may become unstable or fail to boot after you make changes on the memory timings. If this occurs,

`Advanced Voltage Settings
This sub-menu allows you to set CPU, chipset and memory voltages.
`PC Health Status
&Reset Case Open Status
  
Enabled Clears the record of previous chassis intrusion status and the Case Open

&Case Open
Displays the detection status of the chassis intrusion detection device attached to the motherboard CI

clear the chassis intrusion status record, set Reset Case Open Status to Enabled, save the settings to
the CMOS, and then restart your system.
& CPU Vcore/CPU VDDP/CPU VDD18/DDRVtt A/B/DRAM Channel A/B Voltage/
DDRVpp A/B/+3.3V/+5V/CHIPSET Core/+12V/VCORE SOC
Displays the current system voltages.
`Miscellaneous Settings
&
Allows you to set the operation mode of the PCI Express slots to Gen 1, Gen 2, or Gen 3. Actual operation
Auto

&3DMark01 Enhancement
 
`Smart Fan 5 Settings
&Monitor
 
- 25 -
Loading...
Terms of Use | Privacy Policy | DMCA Policy
2006-2020 Rsmanuals.com